专利摘要:
The digital filter comprises a memory (31) storing filter coefficients, a multiplier (30) multiplying internal data of the filter by the said filter coefficients, an adder/subtracter (33) adding the results of the multiplications to other data obtained in the filter, a delay circuit (34) connected up to the output of the adder/subtracter, a shift register (35) storing and retrieving at the requisite the time the data coming from the delay circuit, and an interlock output memory (36) storing a datum output by the filter. These various elements are interconnected with the aid of switches (37, 38) in order to perform the successive operations of multiplication and addition during a cycle. This filter, equivalent to a lattice filter, can be used in a voice synthesizer. <IMAGE>
公开号:SU886760A3
申请号:SU782627100
申请日:1978-06-16
公开日:1981-11-30
发明作者:Л.Брантингэм Джордж;Х.Виггинс Ричард (Младший)
申请人:Тексас Инструментс Инкорпорейтед (Фирма);
IPC主号:
专利说明:

(54) DIGITAL GRATINIZED FILTER OF SPEECH SYNTHESIZER
This invention relates to acoustics, in particular, digital lattice filters of a speech synthesizer. The known digital lattice speech synthesizer filter contains input buses connected to the transducer block, the outputs of which are connected to the matrix element tl This device has a relatively simple design, but does not allow for a sufficiently high accuracy of speech synthesis. Also known is a digital lattice speech synthesizer filter containing input busses of filter coefficients connected to a block of shift registers whose outputs are connected to a matrix multiplier connected to the first input of the adder and extractor, delay element for one period, shift register, memory element , the input bus of the signal components of the sound, the input bus of the digital-to-analog converter and the keys 2. Although the indicated device provides relatively high accuracy of speech synthesis, however, significant bubbled envelopes. The purpose of the invention is to reduce the size of a digital lattice filter, speech synthesizer. The goal is achieved by connecting the output of the addition and subtraction unit via the first key to its second input connected via the second key to the input bus of the signal components of the sound, and connected to the delay element for one period connected by the output to the shift register whose output is connected through the third key with the input of the memory element connected by the output to the input bus of the D / A converter and connected via the fourth key to the input of the matrix multiplier, and the input of the matrix multiplier L is connected via the fifth and sixth keys, respectively, to the subcontrol unit of the addition and subtraction and the delay element for one period, and the second input of the addition and subtraction unit through the seventh and eighth keys, respectively, to the outputs of the shift register and the memory element. The drawing shows the proposed device, one of the options. The digital trellis filter contains input ratios of 1 coefficients.
filtering connected to the shift register unit 2, the outputs of which are connected to the matrix multiplier 3 connected to the first input of the addition and subtraction unit 4. The output of the latter is connected via the first key 5 with its second input connected via the second key 6 to the input bus 7 of the sound components and connected to the delay element 8 for one period. The delay element for one period is connected by an output to the shift register 9, the output of which is connected via the third key 10 to the input of the AND memory element. The output of the long-term is connected to the input bus 12 of the digital-to-analog converter and connected via the fourth key 13 to the input of the matrix multiplier 3, the input of which is connected through the fifth 14 and sixth 15 keys respectively to the outputs of block 4 of addition and subtraction and delay element 8 for one period. In this case, the second input of the block 4 for addition and subtraction is connected via the seventh 16 and eighth 17 keys, respectively, to the outputs of the shift register 9 and the memory element 11.
The filter works as follows
The input bus signals 1 of the filter coefficients are fed through a shift register unit 2 to a matrix multiplier 3, which also receives signals from the outputs of memory element 11, addition and subtraction unit 4, and delay element 8 for one period, respectively, through the fourth 13, fifth .14 and the sixth -15key locked at different time intervals. From the matrix multiplier 3, the signal is fed to the first input of block 4 of addition and subtraction, to the second input of which the signal of the components of the sound is fed.
The present invention significantly reduces the size of a digital speech synthesizer trellis filter.
权利要求:
Claims (2)
[1]
1. Japanese Patent No. 50-4402, class 96 (3) A 02, published. 1975.
[2]
2. Japanese Patent No. 50-19881,
cl. 96 (3) A 02, published, 1975 (prototype),.
类似技术:
公开号 | 公开日 | 专利标题
US6279021B1|2001-08-21|Digital filters
US4829463A|1989-05-09|Programmed time-changing coefficient digital filter
JPS5834615A|1983-03-01|Iir digital filter
SU886760A3|1981-11-30|Digital lattice filter for speach synthesizer
JPH06350399A|1994-12-22|Method and digital filter architecture for filtering digital signal
KR0147758B1|1998-12-01|Synthesis filter of mpeg-2 audio decoder
JPS5735417A|1982-02-26|D/a converter
JPH0782341B2|1995-09-06|Electronic musical instrument
RU2097828C1|1997-11-27|Programmable digital filter
SU1115053A1|1984-09-23|Number-to-pulse exponential function generator
JP3097599B2|2000-10-10|Digital filter
JPH07109973B2|1995-11-22|Digital signal processing circuit
JPS5897968A|1983-06-10|Sampling frequency converter for video signal
SU728132A1|1980-04-15|Pulse-frequency function generator
RU2006936C1|1994-01-30|Programmable digital filter
JPS59105712A|1984-06-19|Digital filter
SU942247A1|1982-07-07|Digital non-recursive filter
SU1532945A1|1989-12-30|Digital device for reproduction of functions
SU1538231A1|1990-01-23|Digital grate filter of speech synthesizer
SU1013872A1|1983-04-23|Phase shift meter
JP2960595B2|1999-10-06|Digital signal processor
JPH06216715A|1994-08-05|Digital filter
SU1130875A1|1984-12-23|Digital correlator
SU984038A1|1982-12-23|Frequency-to-code converter
SU649126A1|1979-02-25|Digital filter
同族专利:
公开号 | 公开日
IT7849909D0|1978-06-16|
PL116404B1|1981-06-30|
ES477928A1|1979-10-16|
IL54878D0|1978-08-31|
FR2394933A1|1979-01-12|
NL186425B|1990-06-18|
CA1118104A|1982-02-09|
IT1156831B|1987-02-04|
NL186425C|1990-11-16|
DE2826570A1|1979-01-04|
JPS6144320B2|1986-10-02|
IL54878A|1980-07-31|
ZA783305B|1980-01-30|
CS401978A2|1989-02-10|
GB1603993A|1981-12-02|
BE868205A|1978-10-16|
CH633922A5|1982-12-31|
BR7803856A|1979-04-17|
DE2826570C2|1988-10-20|
ES470853A1|1979-10-01|
JPS547838A|1979-01-20|
AR218313A1|1980-05-30|
PL207704A1|1979-04-09|
CS266303B2|1989-12-13|
MX144810A|1981-11-23|
ES477929A1|1979-10-16|
SE7806380L|1978-12-18|
SE437747B|1985-03-11|
AU3701778A|1979-12-20|
AU520897B2|1982-03-04|
NL7806366A|1978-12-19|
FR2394933B1|1983-09-30|
引用文献:
公开号 | 申请日 | 公开日 | 申请人 | 专利标题

FR2199427A5|1972-09-12|1974-04-05|Ibm France|
US3979557A|1974-07-03|1976-09-07|International Telephone And Telegraph Corporation|Speech processor system for pitch period extraction using prediction filters|
NL7506141A|1975-05-26|1976-11-30|Philips Nv|DIGITAL FILTER.|
US3980873A|1975-06-27|1976-09-14|Aeronutronic Ford Corporation|Digital convolutional filter|
US4022974A|1976-06-03|1977-05-10|Bell Telephone Laboratories, Incorporated|Adaptive linear prediction speech synthesizer|GB2020077B|1978-04-28|1983-01-12|Texas Instruments Inc|Learning aid or game having miniature electronic speech synthesizer chip|
GB2131659B|1979-10-03|1984-12-12|Nippon Telegraph & Telephone|Sound synthesizer|
JPS6054680B2|1981-07-16|1985-11-30|Kashio Keisanki Kk|
AU588334B2|1985-07-18|1989-09-14|Raytheon Company|Digital sound synthesizer and method|
AU620384B2|1988-03-28|1992-02-20|Nec Corporation|Linear predictive speech analysis-synthesis apparatus|
法律状态:
优先权:
申请号 | 申请日 | 专利标题
US80746177A| true| 1977-06-17|1977-06-17|
[返回顶部]